University of Illinois Urbana-Champaign

Submit an Item
Browse
About

Title

Author(s)

Contributor(s)

Issue Date

From:

To:

Keyword(s)

Abstract

Series/Report Name or Number

Type of Resource

Permalink

Full Text

Academic Unit

College of Engineering 182
Graduate Dissertations and Theses at Illinois 149
Dept. of Computer Science 145
Dept. of Electrical and Computer Engineering 27
Summary of Engineering Research (1957-2008) 6
Coordinated Science Laboratory 4
College of Liberal Arts and Sciences 2
Dept. of Spanish, Italian and Portuguese 2
Research publications from UIUC 1

Collection

Graduate Dissertations and Theses at Illinois 149
Dissertations and Theses - Computer Science 104
Research and Tech Reports - Computer Science 41
Dissertations and Theses - Electrical and Computer Engineering 27
Summary of Engineering Research (2003-2008) 6
Report - Coordinated Science Laboratory 4
Dissertations and Theses - Spanish, Italian and Portuguese 2
Research publications from the University of Illinois at Urbana-Champaign 1

Author(s)

Torrellas, Josep 8
University of Illinois at Urbana-Champaign. College of Engineering 5
Baugh, Lee W. 4
Lu, Shan 4
Agarwal, Mayank 3
Ceze, Luis H. 3
Renau, Jose 3
Wei, Mingliang 3
Chakravorty, Sayantan 2
Chen, Zhifeng 2

Keyword(s)

Computer Science 60
computer science 19
Engineering, Electronics and Electrical 11
Computer Architecture 8
Computer architecture 5
Research and publications sponsored in the College of Engineering 5
Concurrency 3
Parallel Computing 3
Better-than-worst-case design 2
CPU 2

Type of Resource

text 145
Thesis 25

↑ ↓

Showing 31–60 of 202 items

1
2 (current)
3
4
5

Thumbnail for Breaking serialization in lock-free multicore synchronization

Breaking serialization in lock-free multicore synchronization

Gangwani, Tanmay

Thumbnail for Rethinking computer architecture and operating system abstractions for good & evil

Rethinking computer architecture and operating system abstractions for good & evil

Skarlatos, Dimitrios

Thumbnail for Speculative Shared -Memory Architectures

Speculative Shared -Memory Architectures

Martinez, Jose Fernando

Thumbnail for Processor Memory Integration: How It Affects Scalable Multiprocessors

Processor Memory Integration: How It Affects Scalable Multiprocessors

Yang, Liuxi

Thumbnail for Efficient mobile computing

Efficient mobile computing

Bohloolizamani, Ali

Thumbnail for Making non-volatile memory programmable

Making non-volatile memory programmable

Shull, Thomas Edward

Thumbnail for Demystifying graph neural networks in recommender systems

Demystifying graph neural networks in recommender systems

Ji, Houxiang

Thumbnail for Design of Energy Efficient SOC With PIM Architecture and Deep Submicron Circuit Techniques

Design of Energy Efficient SOC With PIM Architecture and Deep Submicron Circuit Techniques

Yoo, Seung-Moon

Thumbnail for Tolerating asymmetric data races with minimal hardware support

Tolerating asymmetric data races with minimal hardware support

Qi, Shanxiang

Thumbnail for Optimizing Memory-Resident Decision Support System Workloads for Cache Memories

Optimizing Memory-Resident Decision Support System Workloads for Cache Memories

Trancoso, Pedro P.M.

Thumbnail for Cache-based side channels: Modern attacks and defenses

Cache-based side channels: Modern attacks and defenses

Yan, Mengjia

Thumbnail for Refresh reduction in dynamic memories

Refresh reduction in dynamic memories

Agrawal, Aditya

Thumbnail for Architecting, programming, and evaluating an on-chip incoherent multi-processor memory hierarchy

Architecting, programming, and evaluating an on-chip incoherent multi-processor memory hierarchy

Kim, Wooil

Thumbnail for Speeding-up graph processing on shared-memory platforms by optimizing scheduling and compute

Speeding-up graph processing on shared-memory platforms by optimizing scheduling and compute

Heidarshenas, Azin

Thumbnail for Record and deterministic replay of parallel programs on multiprocessors

Record and deterministic replay of parallel programs on multiprocessors

Honarmand, Nima

Thumbnail for Scalable and flexible bulk architecture

Scalable and flexible bulk architecture

Qian, Xuehai

Thumbnail for Fuzzy-token: An adaptive Mac protocol for wireless network-on-chip

Fuzzy-token: An adaptive Mac protocol for wireless network-on-chip

Franques Garcia, Antonio Maria

Thumbnail for Novel many-core architectures for energy-efficiency

Novel many-core architectures for energy-efficiency

Karpuzcu, Rahmet

Thumbnail for Architectural Alternatives to Reduce Remote Conflict Misses in Shared-Memory Multiprocessors

Architectural Alternatives to Reduce Remote Conflict Misses in Shared-Memory Multiprocessors

Zhang, Zheng

Thumbnail for Exploiting multiprocessor memory hierarchies for operating systems

Exploiting multiprocessor memory hierarchies for operating systems

Xia, Chun

Thumbnail for Exploiting and coping with sparsity to accelerate DNNs on CPUs

Exploiting and coping with sparsity to accelerate DNNs on CPUs

Gong, Zhangxiaowen

Thumbnail for Intelligent systems for efficiency and security

Intelligent systems for efficiency and security

Pothukuchi, Raghavendra Pradyumna

Thumbnail for Refrint: intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies

Refrint: intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies

Jain, Prabhat

Thumbnail for Hardware for Speculative Run-Time Parallelization in Distributed Shared -Memory Multiprocessors

Hardware for Speculative Run-Time Parallelization in Distributed Shared -Memory Multiprocessors

Zhang, Ye

Thumbnail for Techniques to Address Unreliability and Variability of Computing Systems

Techniques to Address Unreliability and Variability of Computing Systems

Nakano, Jun

Thumbnail for Page management in hybrid memory systems

Page management in hybrid memory systems

Kokolis, Apostolos

Thumbnail for Exploring alternatives to hardware support for fine-grain synchronization

Exploring alternatives to hardware support for fine-grain synchronization

Ahrens, Benjamin

Thumbnail for Techniques to Mitigate the Effects of Congenital Faults in Processors

Techniques to Mitigate the Effects of Congenital Faults in Processors

Sarangi, Smruti R.

Thumbnail for HW-SW co-design techniques for modern programming languages

HW-SW co-design techniques for modern programming languages

Choi, Jiho

Thumbnail for Practical Time Travel of Multiprocessor Systems

Practical Time Travel of Multiprocessor Systems

Montesinos Ortego, Pablo

1
2 (current)
3
4
5

Contact us for questions and to provide feedback.

Your Name (optional)

Your Email (optional)

Your Comment

What is 6 + 2?

© 2023 University of Illinois Board of Trustees

Log In

I don't have an Illinois NetID

Use this login method if you don't have an @illinois.edu email address. (Oops, I do have one)

IDEALS migrated to a new platform on June 23, 2022. If you created your account prior to this date, you will have to reset your password using the forgot-password link below.

Email

Password

(I forgot my password)