University of Illinois Urbana-Champaign

Submit an Item
Browse
About

Title

Author(s)

Contributor(s)

Issue Date

From:

To:

Keyword(s)

Abstract

Series/Report Name or Number

Type of Resource

Permalink

Full Text

Academic Unit

College of Engineering 182
Graduate Dissertations and Theses at Illinois 149
Dept. of Computer Science 145
Dept. of Electrical and Computer Engineering 27
Summary of Engineering Research (1957-2008) 6
Coordinated Science Laboratory 4
College of Liberal Arts and Sciences 2
Dept. of Spanish, Italian and Portuguese 2
Research publications from UIUC 1

Collection

Graduate Dissertations and Theses at Illinois 149
Dissertations and Theses - Computer Science 104
Research and Tech Reports - Computer Science 41
Dissertations and Theses - Electrical and Computer Engineering 27
Summary of Engineering Research (2003-2008) 6
Report - Coordinated Science Laboratory 4
Dissertations and Theses - Spanish, Italian and Portuguese 2
Research publications from the University of Illinois at Urbana-Champaign 1

Author(s)

Torrellas, Josep 8
University of Illinois at Urbana-Champaign. College of Engineering 5
Baugh, Lee W. 4
Lu, Shan 4
Agarwal, Mayank 3
Ceze, Luis H. 3
Renau, Jose 3
Wei, Mingliang 3
Chakravorty, Sayantan 2
Chen, Zhifeng 2

Keyword(s)

Computer Science 60
computer science 19
Engineering, Electronics and Electrical 11
Computer Architecture 8
Computer architecture 5
Research and publications sponsored in the College of Engineering 5
Concurrency 3
Parallel Computing 3
Better-than-worst-case design 2
CPU 2

Type of Resource

text 145
Thesis 25

↑ ↓

Showing 1–30 of 202 items

1 (current)
2
3
4
5

Thumbnail for A Brief Description of the NMP ISA and Benchmarks

A Brief Description of the NMP ISA and Benchmarks

Wei, Mingliang; Snir, Marc; Torrellas, Josep; Tremaine, R. Brett

Thumbnail for A Near-Memory Processor for Vector, Streaming and Bit Manipulation Workloads

A Near-Memory Processor for Vector, Streaming and Bit Manipulation Workloads

Wei, Mingliang; Snir, Marc; Torrellas, Josep; Tremaine, R. Brett

Thumbnail for Sphinx Parallelization

Sphinx Parallelization

Tuck, James M.; Baugh, Lee W.; Renau, Jose; Torrellas, Josep

Thumbnail for A Microarchitectural Model of Process Variation for Near-threshold Computing

A Microarchitectural Model of Process Variation for Near-threshold Computing

Karpuzcu, Ulya R; Kolluru, Krishna; Kim, Nam Sung; Torrellas, Josep

Thumbnail for SpanCoverage: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection

SpanCoverage: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection

Lu, Shan; Zhou, Pin; Liu, Wei; Zhou, YuanYuan; Torrellas, Josep

Thumbnail for Reducing Cache Misses in Numerical Applications Using Data Relocation and Prefetching

Reducing Cache Misses in Numerical Applications Using Data Relocation and Prefetching

Yamada, Yoji; Johnson, Teresa L.; Haab, Grant E.; Gyllenhaal, John C.; Hwu, Wen-Mei W.; Torrellas, Josep

Thumbnail for μComplexity: Estimating Processor Design Effort

μComplexity: Estimating Processor Design Effort

Bazeghi, Cyrus; Mesa-Martinez, Fracisco J.; Greskamp, Brian; Torrellas, Josep; Renau, Jose

Thumbnail for CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction

CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction

Ceze, Luis H.; Strauss, Karin; Tuck, James M.; Renau, Jose; Torrellas, Josep

Thumbnail for Making Parallel Programming Easy: Research Contributions from Illinois

Making Parallel Programming Easy: Research Contributions from Illinois

Submitter: David Padua

Thumbnail for Managing Many-Core Aging

Managing Many-Core Aging

Karpuzcu, Rahmet U.

Thumbnail for Chip Multiprocessors With Speculative Multithreading: Design for Performance and Energy Efficiency

Chip Multiprocessors With Speculative Multithreading: Design for Performance and Energy Efficiency

Renau, Jose

Thumbnail for Design of Efficient Simple COMA Architectures

Design of Efficient Simple COMA Architectures

Basu, Sujoy

Thumbnail for Software and architecture support for the bulk multicore

Software and architecture support for the bulk multicore

Ahn, Daniel

Thumbnail for Techniques to detect and avert advanced software concurrency bugs

Techniques to detect and avert advanced software concurrency bugs

Qi, Shanxiang

Thumbnail for Bulk Operation and Data Coloring for Multiprocessor Programmability

Bulk Operation and Data Coloring for Multiprocessor Programmability

Ceze, Luis H.

Thumbnail for Techniques for low overhead fences and sequential consistency violation recording

Techniques for low overhead fences and sequential consistency violation recording

Duan, Yue Lu

Thumbnail for Effective architectural support for detecting concurrency bugs

Effective architectural support for detecting concurrency bugs

Muzahid, Abdullah

Thumbnail for Multilayer Techniques to Address Parameter Variation

Multilayer Techniques to Address Parameter Variation

Teodorescu, Mircea-Radu

Thumbnail for Flexible Cuckoo directory to protect against side channel attacks

Flexible Cuckoo directory to protect against side channel attacks

Mantri, Namrata

Thumbnail for Cache Coherence in Embedded -Ring Multiprocessors

Cache Coherence in Embedded -Ring Multiprocessors

Strauss, Karin

Thumbnail for Speculative Multithreading Architectures

Speculative Multithreading Architectures

Krishnan, Venkata S.

Thumbnail for Architectural Support for Scalable Speculative Parallelization in Shared -Memory Multiprocessors

Architectural Support for Scalable Speculative Parallelization in Shared -Memory Multiprocessors

Cintra, Marcelo Hehl

Thumbnail for Efficient Support for Speculative Tasking

Efficient Support for Speculative Tasking

Tuck, James Murray, III

Thumbnail for Performance evaluation of VM-level record-and-replay techniques and applications

Performance evaluation of VM-level record-and-replay techniques and applications

Yan, Mengjia

Thumbnail for Rebound: Scalable checkpointing for coherent shared memory

Rebound: Scalable checkpointing for coherent shared memory

Agarwal, Rishi

Thumbnail for Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors

Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors

Tiwari, Abhishek

Thumbnail for On-chip wireless manycore architectures

On-chip wireless manycore architectures

Franques Garcia, Antonio Maria

Thumbnail for High -Throughput Coherence Controllers

High -Throughput Coherence Controllers

Nguyen, Anthony-Trung Dinh

Thumbnail for Performance Characterization and Buffer Memory Optimization of Database

Performance Characterization and Buffer Memory Optimization of Database

Cao, Qiang

Thumbnail for Managing Processor Adaptation for Energy Reduction and Temperature Control

Managing Processor Adaptation for Energy Reduction and Temperature Control

Huang, Michael Cliff

1 (current)
2
3
4
5

Contact us for questions and to provide feedback.

Your Name (optional)

Your Email (optional)

Your Comment

What is 2 + 2?

© 2023 University of Illinois Board of Trustees

Log In

I don't have an Illinois NetID

Use this login method if you don't have an @illinois.edu email address. (Oops, I do have one)

IDEALS migrated to a new platform on June 23, 2022. If you created your account prior to this date, you will have to reset your password using the forgot-password link below.

Email

Password

(I forgot my password)