University of Illinois Urbana-Champaign

Academic Unit
Collection
Author(s)
Keyword(s)
Type of Resource
Showing 1–30 of 227 items
Thumbnail for Determining concentrations and temperatures in semiconductor manufacturing plasmas via submillimeter absorption spectroscopy
Determining concentrations and temperatures in semiconductor manufacturing plasmas via submillimeter absorption spectroscopy
Helal, Yaser H.

Thumbnail for Testing Memory Management Units
Testing Memory Management Units
Hamilton, Jeffrey; Kunda, Ramachandra P.; Rathi, Bharat Deep

Thumbnail for A Cache Diagnostics Method
A Cache Diagnostics Method
Kunda, Ramachandra P.; Hamilton, Jeffrey; Lee, Dongjae; Rathi, Bharat Deep

Thumbnail for A Graph Traversal Based Framework for Sequential Logic Implication with an Application to C-Cycle Redundancy Identification
A Graph Traversal Based Framework for Sequential Logic Implication with an Application to C-Cycle Redundancy Identification
Zhao, Jian-Kun; Newquist, Jeffrey A.; Patel, Janak H.

Thumbnail for The Complexity of Test Generation at the Transistor Level
The Complexity of Test Generation at the Transistor Level
Najm, Farid; Hajj, Ibrahim

Thumbnail for Parallel Architecture for Concurrent Fault Simulation
Parallel Architecture for Concurrent Fault Simulation
Stein, Andrew James

Thumbnail for Sufficient Conditions, Cost Bounds, and Approximation Algorithms for the Graph Bisectioning Problem
Sufficient Conditions, Cost Bounds, and Approximation Algorithms for the Graph Bisectioning Problem
Saab, Youssef Georges; Rao, Vasant B.

Thumbnail for Parallel-Concurrent Versus Concurrent Fault Simulation
Parallel-Concurrent Versus Concurrent Fault Simulation
Saab, Daniel Georges; Rahmeh, Joseph T.; Hajj, Ibrahim N.

Thumbnail for Some NP-Complete Problems in the Physical Design of Digital Integrated Circuits
Some NP-Complete Problems in the Physical Design of Digital Integrated Circuits
Saab, Youssef Georges; Rao, Vasant B.

Thumbnail for Probabilistic Analysis and Algorithms for Reconfiguration of Memory Arrays
Probabilistic Analysis and Algorithms for Reconfiguration of Memory Arrays
Shi, Weiping; Fuchs, W. Kent

Thumbnail for On the Convergence of Block Time-Point Relaxation Methods for Circuit Simulation
On the Convergence of Block Time-Point Relaxation Methods for Circuit Simulation
Desai, Madhav P.; Hajj, Ibrahim N.

Thumbnail for New Techniques for Probabilistic Simulation of VLSI CMOS Circuits
New Techniques for Probabilistic Simulation of VLSI CMOS Circuits
Stamoulis, Georgios I.

Thumbnail for An Elementary Theory of Layout Wirability
An Elementary Theory of Layout Wirability
Lipski, Witold, Jr.; Preparata, Franco P.

Thumbnail for On the C-Testability of Generalized Counters
On the C-Testability of Generalized Counters
Chatterjee, Abhijit; Abraham, Jacob A.

Thumbnail for Parallel Algorithms for Circuit Simulation
Parallel Algorithms for Circuit Simulation
Desai, Madhav Pandurang

Thumbnail for Automatic Generation of Instruction Sequences for Testing Microprocessors
Automatic Generation of Instruction Sequences for Testing Microprocessors
Lee, Jaushin; Patel, Janak H.

Thumbnail for A Genetic-Algorithm Approach to Architectural-Level Justification of Precomputed Vectors
A Genetic-Algorithm Approach to Architectural-Level Justification of Precomputed Vectors
Hsiao, Michael S.; Patel, Janak H.

Thumbnail for Probabilistic Simulation for Reliability and Average Power Estimation
Probabilistic Simulation for Reliability and Average Power Estimation
Stamoulis, Georgios Ioannis

Thumbnail for State Justification Using Genetic Algorithms in Sequential Circuit Test Generation
State Justification Using Genetic Algorithms in Sequential Circuit Test Generation
Rudnick, Elizabeth Marie; Patel, Janak H.

Thumbnail for Algorithms for Minimizing Test Sets for CMOS VLSI Circuits
Algorithms for Minimizing Test Sets for CMOS VLSI Circuits
Stancil, Charles Jay

Thumbnail for Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs
Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs
Prabhakaran, Pradeep; Banerjee, Prithviraj

Thumbnail for Switch-Level Test Generation for MOS VLSI Circuits
Switch-Level Test Generation for MOS VLSI Circuits
Najm, Farid Nasri

Thumbnail for Efficient Algorithms for the Channel Routing Problem
Efficient Algorithms for the Channel Routing Problem
Sarrafzadeh, Majid

Thumbnail for Reliability Driven Synthesis of Sequential Circuits
Reliability Driven Synthesis of Sequential Circuits
Hsu, Frank F.; Hsiao, Michael S.; Banerjee, Prithviraj

Thumbnail for Design and Implementation of an Actor Based Parallel VHDL Simulator
Design and Implementation of an Actor Based Parallel VHDL Simulator
Krishnaswamy, V.; Banerjee, P.

Thumbnail for A Simulation and Redesign System for Circuit Hot-Carrier Reliability
A Simulation and Redesign System for Circuit Hot-Carrier Reliability
Li, Ping-Chung

Thumbnail for ProperCAD: A Portable Object-Oriented Parallel Environment for VLSI CAD
ProperCAD: A Portable Object-Oriented Parallel Environment for VLSI CAD
Ramkumar, Balkrishna; Banerjee, Prithviraj

Thumbnail for A Switch-Level Concurrent Fault Simulator for MOS Circuits
A Switch-Level Concurrent Fault Simulator for MOS Circuits
Lee, Terry Ping-Chung

Thumbnail for Concurrent Simulation Techniques Exploiting Hierarchy
Concurrent Simulation Techniques Exploiting Hierarchy
Rogers, William Arthur

Thumbnail for On the Convergence of Newton's Method for Solving Systems of Linear Equations
On the Convergence of Newton's Method for Solving Systems of Linear Equations
Hornick, Scot W.; Preparata, Franco P.; Tiwari, Prasoon