University of Illinois Urbana-Champaign

Submit an Item
Browse
About

Title

Author(s)

Contributor(s)

Issue Date

From:

To:

Keyword(s)

Abstract

Series/Report Name or Number

Type of Resource

Permalink

Full Text

Academic Unit

College of Engineering 52
Graduate Dissertations and Theses at Illinois 42
Dept. of Electrical and Computer Engineering 22
Dept. of Computer Science 18
Coordinated Science Laboratory 11
Research publications from UIUC 4
College of Liberal Arts and Sciences 1
Dept. of Germanic Languages and Literatures 1
Dept. of Physics 1
Illinois Research and Scholarship (Open Unit) 1

Collection

Graduate Dissertations and Theses at Illinois 42
Dissertations and Theses - Electrical and Computer Engineering 21
Dissertations and Theses - Computer Science 17
Report - Coordinated Science Laboratory 11
Research publications from the University of Illinois at Urbana-Champaign 4
Dissertations - Neuroscience 1
Dissertations and Theses - Germanic Languages and Literatures 1
Dissertations and Theses - Physics 1
Illinois Research and Scholarship (Open Collection) 1
Research and Tech Reports - Computer Science 1

Author(s)

Chang, Pohua P. 5
Hwu, Wen-Mei W. 5
Mahlke, Scott A. 4
University of Illinois at Urbana-Champaign 4
Alewine, N.J. 3
Chen, William Y. 3
Conte, Thomas M. 2
Deitrich, Brian L. 2
Fuchs, W.K. 2
Hwu, W.-M. 2

Keyword(s)

Computer Science 21
Engineering, Electronics and Electrical 12
Computer Architecture 3
Computer architecture 3
Compiler 2
Compilers 2
Deadlock 2
Error detection 2
Error recovery 2
Fault tolerance 2

Type of Resource

text 50
Thesis 2

↑ ↓

Showing 1–30 of 60 items

1 (current)
2

Thumbnail for Sentinel Scheduling with Recovery Blocks

Sentinel Scheduling with Recovery Blocks

August, David I.; Deitrich, Brian L.; Mahlke, Scott A.

Using Profile Information to Assist Classic Code Optimizations

Chang, Pohua P.; Mahlke, Scott A.; Hwu, Wen-Mei W.

Thumbnail for Exploiting Instruction Level Parallelism in the Presence of Conditional Branches

Exploiting Instruction Level Parallelism in the Presence of Conditional Branches

Mahlke, Scott Alan

Thumbnail for Three Superblock Scheduling Models for Superscalar and Superpipelined Processors

Three Superblock Scheduling Models for Superscalar and Superpipelined Processors

Chang, Pohua P.; Warter, Nancy J.; Mahlke, Scott A.; Chen, William Y.; Hwu, Wen-Mei W.

Thumbnail for IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors

IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors

Chang, Pohua P.; Mahlke, Scott A.; Chen, William Y.; Warter, Nancy J.; Hwu, Wen-Mei W.

Thumbnail for Modulo Scheduling for Control-Intensive General-Purpose Programs

Modulo Scheduling for Control-Intensive General-Purpose Programs

Lavery, Daniel Michael

Static Program Analysis to Enhance Profile Independence in Instruction-Level Parallelism Compilation

Deitrich, Brian L.

Thumbnail for Enhancing instruction-level parallelism through compiler-controlled speculation

Enhancing instruction-level parallelism through compiler-controlled speculation

Bringmann, Roger Alexander

Thumbnail for Systematic Compilation for Predicated Execution

Systematic Compilation for Predicated Execution

August, David Isaac

Thumbnail for Data relocation and prefetching for programs with large data sets

Data relocation and prefetching for programs with large data sets

Yamada, Yoji

Thumbnail for Memory disambiguation to facilitate instruction-level parallelism compilation

Memory disambiguation to facilitate instruction-level parallelism compilation

Gallagher, David Mark

Thumbnail for Data Relocation and Prefetching for Programs with Large Data Sets

Data Relocation and Prefetching for Programs with Large Data Sets

Yamada, Yoji

Thumbnail for Data preload for superscalar and VLIW processors

Data preload for superscalar and VLIW processors

Chen, William Yu-Wei, Jr.

Thumbnail for The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors

The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors

Chang, Pohua P.; Lavery, Daniel M.; Hwu, Wen-Mei W.

Thumbnail for The Effect of Code Expanding Optimizations on Instruction Cache Design

The Effect of Code Expanding Optimizations on Instruction Cache Design

Chen, William Y.; Chang, Pohua P.; Conte, Thomas M.; Hwu, Wen-Mei W.

Thumbnail for Application of Compiler-Assisted Multiple Instruction Rollback Recovery to Speculative Execution

Application of Compiler-Assisted Multiple Instruction Rollback Recovery to Speculative Execution

Alewine, N.J.; Fuchs, W.K.; Hwu, W.-M.

Thumbnail for VEBoC: Variation and Error-Aware Design for Billions of Devices on a Chip

VEBoC: Variation and Error-Aware Design for Billions of Devices on a Chip

Akram, Shoaib; Cromar, Scott A.; Lucas, Gregory; Papakonstantinou, Alexandros; Chen, Deming

Thumbnail for An Efficient Framework for Performing Execution-Constraint-Sensitive Transformations That Increase Instruction-Level Parallelism

An Efficient Framework for Performing Execution-Constraint-Sensitive Transformations That Increase Instruction-Level Parallelism

Gyllenhaal, John Christopher

Thumbnail for Approximate Computing with Probabilistic Programs

Approximate Computing with Probabilistic Programs

Tomei, Matthew

Thumbnail for Characterization of Repeating Dynamic Code Fragments

Characterization of Repeating Dynamic Code Fragments

Spadini, Francesco; Fertig, Michael; Patel, Sanjay J.

Thumbnail for Compiler support for multiple-instruction-issue architectures

Compiler support for multiple-instruction-issue architectures

Chang, Po-hua

Thumbnail for Modulo Scheduling with isomorphic control transformations

Modulo Scheduling with isomorphic control transformations

Warter, Nancy Jeanne

Thumbnail for Towards scalable and specialized application error analysis

Towards scalable and specialized application error analysis

Hassan N Mahmoud, Abdulrahman

Thumbnail for Run-Time Adaptive Cache Management

Run-Time Adaptive Cache Management

Johnson, Teresa Louise

Thumbnail for rePLay: A Hardware Framework for Dynamic Program Optimization

rePLay: A Hardware Framework for Dynamic Program Optimization

Patel, Sanjay J.; Lumetta, Steven S.

Thumbnail for Performance Aspects of Computers With Graphical User Interfaces

Performance Aspects of Computers With Graphical User Interfaces

Gupta, Aloke

Thumbnail for Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer

Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer

Alewine, N.J.

Thumbnail for Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer

Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer

Alewine, N.J.; Chen, S.-K.; Fuchs, W.K.; Hwu, W.-M.

Thumbnail for From detection to optimization: impact of soft errors on high-performance computing applications

From detection to optimization: impact of soft errors on high-performance computing applications

Calhoun, Jon Cameron

Thumbnail for Mitigation of failures in high performance computing via runtime techniques

Mitigation of failures in high performance computing via runtime techniques

Ni, Xiang

1 (current)
2

Contact us for questions and to provide feedback.

Your Name (optional)

Your Email (optional)

Your Comment

What is 8 + 1?

© 2023 University of Illinois Board of Trustees

Log In

I don't have an Illinois NetID

Use this login method if you don't have an @illinois.edu email address. (Oops, I do have one)

IDEALS migrated to a new platform on June 23, 2022. If you created your account prior to this date, you will have to reset your password using the forgot-password link below.

Email

Password

(I forgot my password)