University of Illinois Urbana-Champaign

Submit an Item
Browse
About

Title

Author(s)

Contributor(s)

Issue Date

From:

To:

Keyword(s)

Abstract

Series/Report Name or Number

Type of Resource

Permalink

Full Text

Academic Unit

College of Engineering 243
Graduate Dissertations and Theses at Illinois 199
Dept. of Electrical and Computer Engineering 123
Dept. of Computer Science 77
Coordinated Science Laboratory 30
College of Liberal Arts and Sciences 9
Summary of Engineering Research (1957-2008) 7
School of Molecular and Cellular Biology 6
Center for Biophysics and Quantitative Biology 5
Institute of Government and Public Affairs 5

Collection

Graduate Dissertations and Theses at Illinois 199
Dissertations and Theses - Electrical and Computer Engineering 110
Dissertations and Theses - Computer Science 66
Report - Coordinated Science Laboratory 30
Senior Theses - Electrical and Computer Engineering 13
Research and Tech Reports - Computer Science 11
Summary of Engineering Research (2003-2008) 6
Access: High Performance Computing Magazine 5
Dissertations and Theses - Biophysics and Quantitative Biology 5
Reports 4

Author(s)

Hwu, Wen-Mei W. 15
Chang, Pohua P. 7
Conte, Thomas M. 5
University of Illinois at Urbana-Champaign. College of Engineering 5
Blue Waters Project 3
Chen, Shyh-Kwei 3
Chen, William Y. 3
Anik, Sadun 2
Baxter, Jeffrey John 2
Ceze, Luis H. 2

Keyword(s)

Computer Science 64
Engineering, Electronics and Electrical 42
CUDA 9
Compiler 9
GPU 6
Computer Architecture 5
Research and publications sponsored in the College of Engineering 5
computer science 4
Blue Waters 3
GPUs 3

Type of Resource

text 211
Thesis 30
image 5
still image 2
Image 1
Text 1

↑ ↓

Showing 1–30 of 278 items

1 (current)
2
3
4
5

Thumbnail for Single-Pass Memory System Evaluation for Multiprogramming Workloads

Single-Pass Memory System Evaluation for Multiprogramming Workloads

Conte, Thomas M.; Hwu, Wen-Mei W.

Thumbnail for The Susceptibility of Programs to Context Switching

The Susceptibility of Programs to Context Switching

Hwu, Wen-Mei W.; Conte, Thomas M.

Thumbnail for Combining Sampling with Single-Pass Techniques for Efficient Cache Simulation

Combining Sampling with Single-Pass Techniques for Efficient Cache Simulation

Conte, Thomas M.; Hwu, Wen-Mei W.

Thumbnail for The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors

The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors

Chang, Pohua P.; Lavery, Daniel M.; Hwu, Wen-Mei W.

Thumbnail for The Effect of Code Expanding Optimizations on Instruction Cache Design

The Effect of Code Expanding Optimizations on Instruction Cache Design

Chen, William Y.; Chang, Pohua P.; Conte, Thomas M.; Hwu, Wen-Mei W.

Thumbnail for Parallel merge for many-core architectures

Parallel merge for many-core architectures

Lv, Jie

Thumbnail for Hardware acceleration of the pair HMM algorithm for DNA variant calling

Hardware acceleration of the pair HMM algorithm for DNA variant calling

Huang, Sitao

Thumbnail for Compact binning for parallel processing of limited-range functions

Compact binning for parallel processing of limited-range functions

Obeid, Nady M.

Thumbnail for Systematic Computer Architecture Prototyping

Systematic Computer Architecture Prototyping

Conte, Thomas M.

Thumbnail for Making augmented human intelligence in medicine practical: A case study of treating major depressive disorder

Making augmented human intelligence in medicine practical: A case study of treating major depressive disorder

Athreya, Arjun Prasanna

Thumbnail for Three Superblock Scheduling Models for Superscalar and Superpipelined Processors

Three Superblock Scheduling Models for Superscalar and Superpipelined Processors

Chang, Pohua P.; Warter, Nancy J.; Mahlke, Scott A.; Chen, William Y.; Hwu, Wen-Mei W.

Thumbnail for access: v.21, no.01, Spring 2008

access: v.21, no.01, Spring 2008

National Center for Supercomputing Applications (NCSA)

Using Profile Information to Assist Classic Code Optimizations

Chang, Pohua P.; Mahlke, Scott A.; Hwu, Wen-Mei W.

Thumbnail for Efficient Instruction Sequencing with Inline Target Insertion

Efficient Instruction Sequencing with Inline Target Insertion

Hwu, Wen-Mei W.; Chang, Pohua P.

Thumbnail for Performance Implications of Synchronization Support for Parallel FORTRAN Programs

Performance Implications of Synchronization Support for Parallel FORTRAN Programs

Anik, Sadun; Hwu, Wen-Mei W.

Thumbnail for access: v.21, no.03, Fall 2008

access: v.21, no.03, Fall 2008

National Center for Supercomputing Applications (NCSA)

Thumbnail for Automatic translation of CUDA to OpenCL and comparison of performance optimizations on GPUS

Automatic translation of CUDA to OpenCL and comparison of performance optimizations on GPUS

Nandakumar, Deepthi

Thumbnail for Exploration of GPU acceleration of K-mer counting (KMC2) and error correction tool (BLESS)

Exploration of GPU acceleration of K-mer counting (KMC2) and error correction tool (BLESS)

Li, Huiren

Thumbnail for IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors

IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors

Chang, Pohua P.; Mahlke, Scott A.; Chen, William Y.; Warter, Nancy J.; Hwu, Wen-Mei W.

Profile-Guided Automatic Inline Expansion for C Programs

Chang, Pohua P.; Hwu, Wen-Mei W.

Thumbnail for Accelerating Graph Partitioning on Modern GPUs

Accelerating Graph Partitioning on Modern GPUs

Sun, Chenguang

Thumbnail for Compiler-Assisted Multiple Instruction Retry

Compiler-Assisted Multiple Instruction Retry

Li, Chung-Chi Jim; Chen, Shyh-Kwei; Fuchs, W. Kent; Hwu, Wen-Mei W.

Thumbnail for Operating System Interfaces: Bridging the Gap Between CPU and FPGA Accelerators

Operating System Interfaces: Bridging the Gap Between CPU and FPGA Accelerators

Kelm, John; Gelado, Isaac; Hwang, Kuangwei; Burke, Dan; Ueng, Sain-Zee; Navarro, Nacho; Lumetta, Steve; Hwu, Wen-Mei

Thumbnail for TensorRT inference performance study in MLModelScope

TensorRT inference performance study in MLModelScope

Tang, Jingning

Thumbnail for Techniques for optimizing dynamic parallelism on graphics processing units

Techniques for optimizing dynamic parallelism on graphics processing units

El Hajj, Izzat

Thumbnail for High-performance parallel programming framework using template-based static optimization

High-performance parallel programming framework using template-based static optimization

Wu, Shengzhao

Thumbnail for Profiling and characterization of deep learning model inference on CPU

Profiling and characterization of deep learning model inference on CPU

Qian, Yanli

Thumbnail for High performance DFS-based subgraph enumeration on GPUs

High performance DFS-based subgraph enumeration on GPUs

Dodeja, Vibhor

Thumbnail for Reducing Cache Misses in Numerical Applications Using Data Relocation and Prefetching

Reducing Cache Misses in Numerical Applications Using Data Relocation and Prefetching

Yamada, Yoji; Johnson, Teresa L.; Haab, Grant E.; Gyllenhaal, John C.; Hwu, Wen-Mei W.; Torrellas, Josep

Thumbnail for Using the High Productivity Language Chapel to Target GPGPU Architectures

Using the High Productivity Language Chapel to Target GPGPU Architectures

Sidelnik, Albert; Chamberlain, Bradford L.; Garzaran, Maria J.; Padua, David

1 (current)
2
3
4
5

Contact us for questions and to provide feedback.

Your Name (optional)

Your Email (optional)

Your Comment

What is 3 + 6?

© 2023 University of Illinois Board of Trustees

Log In

I don't have an Illinois NetID

Use this login method if you don't have an @illinois.edu email address. (Oops, I do have one)

IDEALS migrated to a new platform on June 23, 2022. If you created your account prior to this date, you will have to reset your password using the forgot-password link below.

Email

Password

(I forgot my password)