University of Illinois Urbana-Champaign

Academic Unit
Collection
Author(s)
Keyword(s)
Type of Resource
Showing 1–30 of 748 items
Thumbnail for Q-matrix optimization for cognitive diagnostic assessment
Q-matrix optimization for cognitive diagnostic assessment
Chen, Cong

Thumbnail for Some problems on macroscopic quantum phenomena and josephson junctions
Some problems on macroscopic quantum phenomena and josephson junctions
Chen, Yong-Cong

Thumbnail for Fcuda Memory Subsystems
Fcuda Memory Subsystems
Xu, Shuotao

Thumbnail for Imaging the dynamics of soft materials at microscale and nanoscale
Imaging the dynamics of soft materials at microscale and nanoscale
Xu, Cong

Thumbnail for High-efficiency and high-usability heterogeneous hardware acceleration with FPGAs
High-efficiency and high-usability heterogeneous hardware acceleration with FPGAs
Huang, Sitao

Thumbnail for High-level automation of custom hardware design for high-performance computing
High-level automation of custom hardware design for high-performance computing
Papakonstantinou, Alexandros

Thumbnail for Determination of Chemical Activity of Soybean Proteins and Amino Acid Model Systems From NMR Relaxation Data in Relation to Water Sorption Isotherms
Determination of Chemical Activity of Soybean Proteins and Amino Acid Model Systems From NMR Relaxation Data in Relation to Water Sorption Isotherms
Wei, Tsao-Chen

Thumbnail for Architecture study of a 3D CMOS-NEM FPGA
Architecture study of a 3D CMOS-NEM FPGA
Li, Chong

Thumbnail for High-Level Resource Binding and Allocation for Power and Performance Optimization
High-Level Resource Binding and Allocation for Power and Performance Optimization
Cromar, Scott A.

Thumbnail for A quantitative model in dialect subgrouping: The case of modern Wu dialects
A quantitative model in dialect subgrouping: The case of modern Wu dialects
Lu, Zhiji

Thumbnail for FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation
FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation
Cromar, Scott A.; Chen, Deming; Lee, Jaeho

Thumbnail for FOpenCL: An optimized OpenCL-to-FPGA design flow for Xilinx SDx
FOpenCL: An optimized OpenCL-to-FPGA design flow for Xilinx SDx
Zhou, Xingkai

Thumbnail for Fabrication and demonstration of high energy density lithium ion microbatteries
Fabrication and demonstration of high energy density lithium ion microbatteries
Sun, Ke

Thumbnail for The anticommons problem in China’s landownership system and its reform
The anticommons problem in China’s landownership system and its reform
Feng, Ye

Thumbnail for Law Market Forces Underlying International Jurisdictional Competition: The Case of Taiwan's Regulatory Evolution on Outward Investment in Mainland China, 1997--2008
Law Market Forces Underlying International Jurisdictional Competition: The Case of Taiwan's Regulatory Evolution on Outward Investment in Mainland China, 1997--2008
Tsai, Chang-Hsien

Thumbnail for Efficient methods for mapping neural machine translator on FPGAs
Efficient methods for mapping neural machine translator on FPGAs
Li, Qin

Thumbnail for Law market forces underlying international jurisdictional competition: the case of Taiwan's regulatory evolution on outward investment in mainland China, 1997-2008
Law market forces underlying international jurisdictional competition: the case of Taiwan's regulatory evolution on outward investment in mainland China, 1997-2008
Tsai, Chang-Hsien

Thumbnail for Setmap: a soft error tolerant mapping algorithm for FPGA designs with low power
Setmap: a soft error tolerant mapping algorithm for FPGA designs with low power
Peng, Chi-Chen

Thumbnail for Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices
Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices
Liu, Xinheng

Thumbnail for Research report. 1984-87
Research report. 1984-87
University of Illinois at Urbana-Champaign. Deptartment of Geology

Thumbnail for FCUDA: Efficient high-level automation CUDA-to-FPGA compilation
FCUDA: Efficient high-level automation CUDA-to-FPGA compilation
Xu, Zhangqi

Thumbnail for Interactions Between Aspects of Noun Phrase Structure and Restrictions on Question Formation in Mandarin Chinese
Interactions Between Aspects of Noun Phrase Structure and Restrictions on Question Formation in Mandarin Chinese
Chen, Ching-Hsiang Lee

Thumbnail for Extended HLS with high-level descriptive language for configurable algorithm-level spatial structure design
Extended HLS with high-level descriptive language for configurable algorithm-level spatial structure design
Wang, Chengyue

Thumbnail for Surface engineering of gold nanorods
Surface engineering of gold nanorods
Hinman, Joshua G.

Thumbnail for Hierarchical and scalable bus architecture generation on FPGAs with high-level synthesis
Hierarchical and scalable bus architecture generation on FPGAs with high-level synthesis
Chen, Ying

Thumbnail for Optimization methods for synthesizable IP instantiation in HLS tool
Optimization methods for synthesizable IP instantiation in HLS tool
Li, George

Thumbnail for CRISPR/CAS9 mediated gene editing for the improvement of beef and dairy cattle
CRISPR/CAS9 mediated gene editing for the improvement of beef and dairy cattle
Polkoff, Kathryn

Thumbnail for Thermal designs, models and optimization for three-dimensional integrated circuits
Thermal designs, models and optimization for three-dimensional integrated circuits
Hwang, Leslie K.

Thumbnail for Chimera: An efficient design space exploration tool for FPGA high-level synthesis
Chimera: An efficient design space exploration tool for FPGA high-level synthesis
Yu, Mang

Thumbnail for The Summary of Engineering Research 2003
The Summary of Engineering Research 2003
University of Illinois at Urbana-Champaign. College of Engineering