University of Illinois Urbana-Champaign

Academic Unit
Collection
Author(s)
Keyword(s)
Type of Resource
Showing 61–90 of 210 items
Thumbnail for Simulation-Based Techniques for Sequential Circuit Testing
Simulation-Based Techniques for Sequential Circuit Testing
Rudnick, Elizabeth Marie

Thumbnail for Automatic Test Generation for Bit-serial VLSI Digital Signal Processors
Automatic Test Generation for Bit-serial VLSI Digital Signal Processors
Roy, Rabindra Kumar

Thumbnail for Performance Evaluation of Memory Systems for High Speed Computers
Performance Evaluation of Memory Systems for High Speed Computers
Fu, John Wai Cheong

Thumbnail for High-Level Methodologies for Test Generation and Logic Simulation
High-Level Methodologies for Test Generation and Logic Simulation
Dave, Utpal Jagdish

Thumbnail for Variable-Delay Event-Driven Logic and Fault Simulation
Variable-Delay Event-Driven Logic and Fault Simulation
Hsiao, Michael Shaun

Thumbnail for X-Codes: Theory and Applications of Unknowable Inputs
X-Codes: Theory and Applications of Unknowable Inputs
Lumetta, Steven S.; Mitra, Subhasish

Thumbnail for Concurrent Automatic Test Generation for Delay Faults
Concurrent Automatic Test Generation for Delay Faults
Niermann, Tom Michael

Thumbnail for Fast and Accurate Bridge Fault Diagnosis
Fast and Accurate Bridge Fault Diagnosis
Wu, Jue

Thumbnail for Knowledge-based testing of VLSI circuits
Knowledge-based testing of VLSI circuits
Brahme, Dhananjay S.

Thumbnail for Test Time and Test Data Volume Reduction Techniques for VLSI Circuits
Test Time and Test Data Volume Reduction Techniques for VLSI Circuits
Pandey, Amit Raj

Thumbnail for Application of Compiler-Assisted Multiple Instruction Rollback Recovery to Speculative Execution
Application of Compiler-Assisted Multiple Instruction Rollback Recovery to Speculative Execution
Alewine, N.J.; Fuchs, W.K.; Hwu, W.-M.

Thumbnail for CMOS Bridging Fault Simulation
CMOS Bridging Fault Simulation
Greenstein, Gary Stuart

Thumbnail for Processor parallelism considerations and memory latency reduction in shared memory multiprocessors
Processor parallelism considerations and memory latency reduction in shared memory multiprocessors
Lilja, David John

Thumbnail for Static Logic Implication with Application to Untestable Fault Identification
Static Logic Implication with Application to Untestable Fault Identification
Zhao, Jian-Kun

Thumbnail for Delay Fault Testing for Enhanced Full Scan Based Circuits
Delay Fault Testing for Enhanced Full Scan Based Circuits
Sharma, Manish

Thumbnail for L-PROOFS: A Leakage-Fault Simulator for CMOS Circuits
L-PROOFS: A Leakage-Fault Simulator for CMOS Circuits
Gruner, Frederick Russell

Thumbnail for Enhancement of the Illinois Scan Architecture for Multiple Scan Inputs and Transition Faults
Enhancement of the Illinois Scan Architecture for Multiple Scan Inputs and Transition Faults
Shah, Mihir Atul

Thumbnail for Crosstalk Simulation in Digital Sequential Circuits
Crosstalk Simulation in Digital Sequential Circuits
Bolte, Pauline Marie

Thumbnail for An FPGA Based Testbench for Reliability and Endurance Characterization of Nonvolatile Memory
An FPGA Based Testbench for Reliability and Endurance Characterization of Nonvolatile Memory
Rao, Vikram M.N.

Thumbnail for Alternative Implementation of an Autocorrelation Unit Using TTL-MSI and NMOS-LSI Technology
Alternative Implementation of an Autocorrelation Unit Using TTL-MSI and NMOS-LSI Technology
Halperin, Daniel Lee

Thumbnail for Dynamic Fault Collapsing in Fault Simulation
Dynamic Fault Collapsing in Fault Simulation
Chandra, Susheel Jagdish

Thumbnail for A Multiprocessor Fault Simulation Architecture
A Multiprocessor Fault Simulation Architecture
Baxter, Jeffrey John

Thumbnail for Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer
Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer
Alewine, N.J.; Chen, S.-K.; Fuchs, W.K.; Hwu, W.-M.

Thumbnail for A Portable Error Monitoring Software Tool for Commercial Microprocessors in Space Applications
A Portable Error Monitoring Software Tool for Commercial Microprocessors in Space Applications
Kommaraju, Hari N.

Thumbnail for Memory management and rollback recovery in parallel architectures
Memory management and rollback recovery in parallel architectures
Wu, Kun-Lung

Thumbnail for Fast Logic Implication Discovery
Fast Logic Implication Discovery
Newquist, Jeffrey Aaron

Thumbnail for Testing and Error Detection in Iterative Logic Arrays
Testing and Error Detection in Iterative Logic Arrays
Cheng, Wu-Tung

Thumbnail for Testing and Fault-Tolerance Aspects of High-Density VLSI Memory
Testing and Fault-Tolerance Aspects of High-Density VLSI Memory
Mazumder, Pinaki

Thumbnail for Development of an Automatic Test Pattern Generation Package
Development of an Automatic Test Pattern Generation Package
Patel, Sanjaykumar Thakorbhai

Thumbnail for Theory and Applications of Fluctuating-Charge Models
Theory and Applications of Fluctuating-Charge Models
Chen, Jiahao