University of Illinois Urbana-Champaign

Academic Unit
Collection
Author(s)
Keyword(s)
Type of Resource
Showing 841–870 of 16,207 items
Thumbnail for An Automated Approach to Some Basic Sample Handling Concepts
An Automated Approach to Some Basic Sample Handling Concepts
Lowry, James Douglas

Thumbnail for Computer-Automated Electrical Characterization of Semiconductor Devices
Computer-Automated Electrical Characterization of Semiconductor Devices
Lo, Thomas Ying-Ching

Thumbnail for Millimeter-wave circuit design of coplanar integrated circuits and superconducting passive components
Millimeter-wave circuit design of coplanar integrated circuits and superconducting passive components
Kruse, Jay William

Thumbnail for Design of a Fault-Tolerant Asynchronous Sequential Machine
Design of a Fault-Tolerant Asynchronous Sequential Machine
Fan, Yu-Dar

Thumbnail for Bottom-Up High -Level Power Modeling and Estimation
Bottom-Up High -Level Power Modeling and Estimation
Gupta, Subodh

Thumbnail for Theory-Based Investigations of the Potassium -Selective Ion Channel Protein Family
Theory-Based Investigations of the Potassium -Selective Ion Channel Protein Family
Palaniappan, Ashok

Thumbnail for Depth Oriented Design for Nand Networks
Depth Oriented Design for Nand Networks
Rutledge, James Paul

Thumbnail for The Cowpens Campaign and The American Revolution
The Cowpens Campaign and The American Revolution
Pugh, Robert Coplin

Thumbnail for An energy-efficient hardware system for robust and reliable heart rate monitoring
An energy-efficient hardware system for robust and reliable heart rate monitoring
Li, Qingkun

Thumbnail for Hadroproduction of D* going to (kaon,pion)pion
Hadroproduction of D* going to (kaon,pion)pion
Kroc, Thomas Knight

Thumbnail for Built-In Tests for VLSI Finite-State Machines
Built-In Tests for VLSI Finite-State Machines
Hua, Kien Anh

Thumbnail for Noise -Tolerant Digital System Design
Noise -Tolerant Digital System Design
Balamurugan, Ganesh

Thumbnail for Probing single-molecule dynamics of molecular motors and gene editing proteins
Probing single-molecule dynamics of molecular motors and gene editing proteins
Shukla, Saurabh

Thumbnail for Design and Simulation of an Direct Optical Access Network Architecture
Design and Simulation of an Direct Optical Access Network Architecture
Li, Liuyang

Thumbnail for High-Level Methodologies for Test Generation and Logic Simulation
High-Level Methodologies for Test Generation and Logic Simulation
Dave, Utpal Jagdish

Thumbnail for Deposition and Characterization of Silicon Nitride/gallium Arsenide Metal Insulator Semiconductor Structures With Heteroepitaxial Interlayers
Deposition and Characterization of Silicon Nitride/gallium Arsenide Metal Insulator Semiconductor Structures With Heteroepitaxial Interlayers
Park, Dae-Gyu

Thumbnail for A Study of Digital Network Structure and Its Relation to Fault Diagnosis
A Study of Digital Network Structure and Its Relation to Fault Diagnosis
Hayes, John Patrick

Thumbnail for Functional verification and timing analysis of large digital emitter-coupled logic circuits including voltage regulators
Functional verification and timing analysis of large digital emitter-coupled logic circuits including voltage regulators
Brauer, Elizabeth Jewel

Thumbnail for Parallel algorithms for test generation and fault simulation
Parallel algorithms for test generation and fault simulation
Patil, Srinivas

Thumbnail for Hydraulic experiments with valves, orifices, hose, nozzles, and orifice buckets
Hydraulic experiments with valves, orifices, hose, nozzles, and orifice buckets
Seely, Fred B.; Fleming, Virgil R.; Talbot, Arthur Newell; Enger, Melvin Lorenius

Thumbnail for High quality functional coverage based trace signal selection for post-silicon validation
High quality functional coverage based trace signal selection for post-silicon validation
Ma, Sai

Thumbnail for A Study of Digital Network Structure and Its Relation to Fault Diagnosis
A Study of Digital Network Structure and Its Relation to Fault Diagnosis
Hayes, John Patrick

Thumbnail for Register Transfer Level Design-for-Testability Methodology for a Frozen Clock Testing Strategy
Register Transfer Level Design-for-Testability Methodology for a Frozen Clock Testing Strategy
Slutter, Andrew Bryan

Thumbnail for Optimization and Testing of Nmos Arithmetic Structures (Vlsi, Mos)
Optimization and Testing of Nmos Arithmetic Structures (Vlsi, Mos)
Montoye, Robert Kevin

Thumbnail for Alternative Implementation of an Autocorrelation Unit Using TTL-MSI and NMOS-LSI Technology
Alternative Implementation of an Autocorrelation Unit Using TTL-MSI and NMOS-LSI Technology
Halperin, Daniel Lee

Thumbnail for Preparation and Catalytic Properties of Supported Nanoscale Metal Particles
Preparation and Catalytic Properties of Supported Nanoscale Metal Particles
Somerville, David McNeill

Thumbnail for Functional surface chemistry of carbon-based nanostructures
Functional surface chemistry of carbon-based nanostructures
Abdula, Daner

Thumbnail for An array processor with a large number of processing elements
An array processor with a large number of processing elements
Machado, Nelson Castro

Thumbnail for Simulation of Single -Electron Charging Effects in Planar Nanoscale Devices
Simulation of Single -Electron Charging Effects in Planar Nanoscale Devices
Nagaraja, Satyadev Hulikal

Thumbnail for Photoproduction of the Psi-Resonance(3095) and Psi-Resonance(3684) at Fnal Energies
Photoproduction of the Psi-Resonance(3095) and Psi-Resonance(3684) at Fnal Energies
Sarracino, John Searle