Optimization methods for synthesizable IP instantiation in HLS tool
Li, George
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/91549
Description
Title
Optimization methods for synthesizable IP instantiation in HLS tool
Author(s)
Li, George
Contributor(s)
Chen, Deming
Issue Date
2016-05
Keyword(s)
RTL synthesis
ASIC design
high-level synthesis
Abstract
High level synthesis tools generate hardware RTL code, such as Verilog, from a high level language, such as C. This is an important step in accelerating the hardware design process by automating the software to hardware design flow, including efficiency optimizations. When calculating area and latency estimation values, FPGA and ASIC design flows follow similar processes, many of these steps are automated by vendor design tools. ASIC circuits pose several further challenges because it follows a different and more work intensive design flow for simulations to acquire similar data. Using Synopsys’s DesignWare IP library, different methods of automated IP instantiation, characterization and clock optimization are used to explore calculating these costs and verifying generated netlists at the logic synthesis level efficiently.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
