Verification of SoC Design Using Hardware-Software Co-Simulation with High-Level Synthesis
He, Leon
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/88911
Description
Title
Verification of SoC Design Using Hardware-Software Co-Simulation with High-Level Synthesis
Author(s)
He, Leon
Contributor(s)
Chen, Deming
Issue Date
2015-12
Keyword(s)
High-level synthesis
verification
hardware/software co-simulation
SoC design
Abstract
High-level synthesis is a very capable tool that can be used to greatly aid in the development of hardware RTL. It can convert from a C++ specification to SystemVerilog RTL. Using cycle-accurate SystemC to run the RTL, we are able to provide a method to simulate the hardware at the software level using a language that most are familiar with, C++. This allows for increased abilities for verification and testing of the high-level synthesis tool. In addition, it is able to greatly improve our abilities to detect bugs in the original C++ using a hardware-software co-simulation because of the different constraints moving from software to hardware. The framework is fully automated, representing an important step forward toward faster and more effective SoC design verification. Experimental results show that we are able to detect logic bugs from both C/C++ specifications as well as the high-level synthesis engine itself.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
