Modeling and Synthesis of Combinational Logic Circuits: A Power Dissipation Perspective
Chung, Ki-Seok
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/81915
Description
Title
Modeling and Synthesis of Combinational Logic Circuits: A Power Dissipation Perspective
Author(s)
Chung, Ki-Seok
Issue Date
1998
Doctoral Committee Chair(s)
Liu, C.L.
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Language
eng
Abstract
With the advent of deep submicron technology, the number of transistors in a chip has increased very rapidly. As the complexity of VLSI circuits increases fast, the automation of the VLSI design has become very crucial not only to reduce design time and cost, but also to improve design quality. There are several criteria to measure design quality: area, delay, testability and power consumption. Among them, the research is particularly focused on power consumption which is becoming more and more important with the advent of portable, high-speed, and high-density devices. There are four problems addressed in this work. First, we develop an algorithm for automatic synthesis of combination interface circuits while minimizing the area and the switching activity in the interface circuit. Secondly, we propose a new model for glitch analysis in logic circuits. This model is capable of modeling the generation, propagation and elimination of glitches in standard logic gates. Thirdly, we propose a new re-synthesis algorithm for power reduction utilizing circuit symmetries. We propose an algorithm for detecting symmetries in a given circuit implementation of a Boolean function. Resynthesis techniques utilizing four types of symmetries are proposed. These techniques enable us to optimize power consumption and delay with no (or very little) area overhead. Lastly, a power optimization technique based on input vector conversion is presented. We first propose an algorithm which determines a set of preferred input vectors which will lead to low switching activities in the circuit. After determining the set of preferred vectors, we re-synthesize the original circuit by adding a conversion logic which converts a set of bad vectors into a set of good ones. The experimental results indicate that our algorithms are very promising.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
