Processor Memory Integration: How It Affects Scalable Multiprocessors
Yang, Liuxi
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/81913
Description
Title
Processor Memory Integration: How It Affects Scalable Multiprocessors
Author(s)
Yang, Liuxi
Issue Date
1998
Doctoral Committee Chair(s)
Torrellas, Josep
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
Because off-the-shelf processors are so fast, these non-computing nodes can manage the coherence operations and the storage of data in memory in software. A high-level evaluation of the proposed architecture shows that it is significantly better than idealized versions of the traditional COMA and NUMA organizations.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
