Algorithmic Techniques for Logic Synthesis of Low Power VLSI Circuits
Narayanan, Unni Krishnan
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/81911
Description
Title
Algorithmic Techniques for Logic Synthesis of Low Power VLSI Circuits
Author(s)
Narayanan, Unni Krishnan
Issue Date
1998
Doctoral Committee Chair(s)
Liu, C.L.
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
This thesis presents algorithmic techniques that can be used during the logic synthesis phase of the VLSI design flow to reduce the total power consumption in VLSI circuits. These techniques are applicable to circuit implementations based upon static CMOS technology, but are independent of factors such as the specific fabrication process employed or the particular design style practiced. We study four problems in the area of low power logic synthesis: (1) low power logic synthesis of sc XOR based circuits (2) low power multiplexer decomposition (3) low power technology decomposition of simple gates under a general delay model (4) low power retiming of sequential circuits under a general delay model. In the first problem we provide a polynomial time algorithm for the synthesis of power optimal sc XOR trees under a zero delay model. In the second problem we propose efficient heuristics for low multiplexer decomposition which take into account the spatial correlation of data signals in a multiplexer tree and consequently synthesize near power optimal decompositions. In the third and fourth problems we propose an estimate of the switching activity in a circuit that takes into account glitching. We then use the estimate to perform low power technology decomposition and low power retiming to attain power savings under a general delay model.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
