New Techniques to Verify Timing Correctness of Integrated Circuits
Heragu, Keerthinarayan Prasanna
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/81224
Description
Title
New Techniques to Verify Timing Correctness of Integrated Circuits
Author(s)
Heragu, Keerthinarayan Prasanna
Issue Date
1998
Doctoral Committee Chair(s)
Patel, Janak H.
Department of Study
Electrical Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
A preliminary study of the relationship between false paths and delay fault testing is also presented. We first show an example where a circuit that does not have any delay variations behaves incorrectly during normal operation due to the common assumptions on false paths used in determining the clock cycle time. We then show an example of a faulty circuit that passes testing because certain false paths contribute to the invalidation of delay tests generated under a single-fault assumption. Finally, we show an example where a good circuit that functions correctly under normal operation is declared as faulty when certain false paths are activated during scan-based testing. For each case, we suggest possible remedies that can sometimes result in more conservative estimates on clock cycle times.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
