Crosstalk Noise in Deep Submicron Integrated Circuit Design
Becer, Murat R.
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/80815
Description
Title
Crosstalk Noise in Deep Submicron Integrated Circuit Design
Author(s)
Becer, Murat R.
Issue Date
2003
Doctoral Committee Chair(s)
Hajj, Ibrahim N.
Department of Study
Electrical Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
Crosstalk noise has become a critical design and verification challenge for high-performance integrated circuits in deep submicron technologies. This thesis addresses crosstalk noise at methodological and algorithmic levels at various stages of the physical design flow. It proposes a signal integrity management physical design flow, underlining the changes required in the traditional design flow. Novel algorithms and methodologies are presented in this flow from early noise prevention to accurate and effective noise analysis to postroute noise reduction. Proposed algorithms, techniques and methodologies are evaluated in a system on chip (SoC) context, and several observations and guidelines are presented on the block, platform and chip level design phases of SoC designs. Results are given on several industrial, high-performance 0.13 mum--0.18 mum designs.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.