Design for ESD Reliability in High-Frequency Mixed-Signal Integrated Circuits
Lee, Jaesik
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/80735
Description
Title
Design for ESD Reliability in High-Frequency Mixed-Signal Integrated Circuits
Author(s)
Lee, Jaesik
Issue Date
2001
Doctoral Committee Chair(s)
Kang, Sung-Mo (Steve)
Department of Study
Electrical Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Language
eng
Abstract
The design of on-chip ESD protection has become increasingly critical and difficult because of shrinking device feature sizes, high operating speed, and system-on-a-chip (SoC) environment. A complex ESD protection network can be easily exposed during normal operation and can cause the degradation of internal circuit performance. The ESD noise, defined as the loss introduced by ESD stress and protection network, can be caused by three mechanisms: I/O protection induced signal loss, mixed-signal coupling through power protection circuits, and latent damage. In this work, we have presented the characterization of the ESD noise. The effect of the ESD protection network on the noise performance of sensitive circuits is investigated with a test chip processed in a 0.18-mum CMOS technology. Experimental results demonstrate a critical relationship between ESD reliability and power/ground (PG) coupling: ESD robustness and PG coupling are conflicting design goals. We have presented a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event. The estimation of maximum PG voltage in digital circuits is critical to determine an optimal topology of protection circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
