This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/78997
Description
Title
A Study on Fully-Synthesizable All-Digit PLLs
Author(s)
Min, Seung Won
Contributor(s)
Hanumolu, Pavan Kumar
Issue Date
2015-05
Keyword(s)
Phase-Locked Loop
All Digital Phase-Locked Loop
Abstract
The purpose of this research is to study fully-synthesizable clock generation circuits, which are widely used in most System on Chips (SoC) or modern digital systems. These clock generation circuits should generate a low-noise clock with low power consumption, and this makes the oscillator output noise reduction very important. Since phase-locked-loops (PLLs) are mostly used for the clock generation purpose, we first investigate all-digital PLLs (ADPLLs) to address design issues in conventional analog PLLs. However, current ADPLLs require custom circuit design and cannot fully take advantage of automated digital design flows. So the design considerations that should be made to leverage automated design flows and how to reduce the noise from the oscillator in fully-synthesizable ADPLLs are studied. I present a solution to this problem by implementing a simple digital phase detector, loop filter, and gated digitally controlled oscillator (DCO). This can greatly reduce not only the design complexity but the output noise of the ADPLL, which is verified with various simulations using SystemVerilog.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
