Abstract Partitioning and Routing of Logic Networks for Custom Module Generation
Healey, Steven Thomas
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/69575
Description
Title
Abstract Partitioning and Routing of Logic Networks for Custom Module Generation
Author(s)
Healey, Steven Thomas
Issue Date
1987
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Abstract
This thesis describes a module planner for decomposing arbitrary functional specifications of any complexity into abstract cells for custom-VLSI module generation. A graph representing random logic is partitioned and the nodes are packed into abstract cell output descriptions. A type of terminal propagation called gain-biasing has been implemented, and is used during the partitioning process to account for the clustering of logic gates with respect to external I/O port positions. Interconnecting the cells of a module is done with through-the-cell routing. A relative pin assignment algorithm has been developed for ordering terminals along the internal abstract cell boundaries. In routing signals between nonadjacent cells, a global wiring penalty function is employed that not only considers previous routes, but also considers gate complexity within the cells of a module. Finally, an efficient optimization algorithm is used for minimizing the number of routing tracks running through the module. The abstract cell files which are generated by the planner consist of gate and pass transistor textual functions along with port positions. This textual data is in a technology independent format which can then be given to a cell synthesizer to generate technology-specific, but process-independent geometric layouts.
Experiments have been conducted using the gain-biasing terminal propagation procedure and the gate complexity wiring analysis. The tests indicate that these algorithms are very important, since they helped contribute to a reduction in module area for a given aspect ratio.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
