This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/69372
Description
Title
Issues in Design for Testability and Self-Test
Author(s)
Fujii, Robert
Issue Date
1987
Doctoral Committee Chair(s)
Abraham, Jacob A.
Department of Study
Electrical Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Abstract
This thesis presents new approaches that enhance testability at the circuit and system level, and a fault-model based aliasing analysis of signature analyzers in random testing.
Past work in circuit and system level testability approaches is extended by (a) Proposing new design for testability approaches for some problems related to logic races, open faults in feedback connections, the long test time required to test counters, and nonadjacent line shorts in the OR array of a programmable logic array (PLA). The proposed redesigns aim to make testing efficient by either avoiding potential test problems or adding some test logic to the circuit in order to shorten test time. (b) Proposing a novel software technique that utilizes microprocessor instructions and data registers to implement signature analyzers and pattern generators. The software implemented test modules can be used to test the sequential behavior of a peripheral control module and to reduce test program size. (c) Proposing a generalized functional fault model for peripheral control modules. Using the functional fault model, test sequences can be derived to detect faults in a peripheral control module when its internal circuit description is unavailable.
An analytical model that relates fault models to the aliasing probability of signature analyzers in the context of random testing is proposed. Multiple error vectors and parallel signature analyzers are modeled. The optimal number of random test patterns needed for fault detection and minimal aliasing is determined. This fault model based analytical approach can be applied to both primitive and nonprimitive polynomial based signature analyzers.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
