Withdraw
Loading…
Array-based planar nanowire high electron mobility transistor
Miao, Xin
Loading…
Permalink
https://hdl.handle.net/2142/49852
Description
- Title
- Array-based planar nanowire high electron mobility transistor
- Author(s)
- Miao, Xin
- Issue Date
- 2014-05-30T17:21:04Z
- Director of Research (if dissertation) or Advisor (if thesis)
- Li, Xiuling
- Doctoral Committee Chair(s)
- Li, Xiuling
- Committee Member(s)
- Lyding, Joseph W.
- Rogers, John A.
- Shanbhag, Naresh R.
- Department of Study
- Electrical & Computer Eng
- Discipline
- Electrical & Computer Engr
- Degree Granting Institution
- University of Illinois at Urbana-Champaign
- Degree Name
- Ph.D.
- Degree Level
- Dissertation
- Keyword(s)
- planar nanowire
- III-V
- Gallium Arsenide (GaAs)
- high-electron-mobility transistor
- Radio frequency (RF)
- Vapor-liquid-solid (VLSI)
- Abstract
- III-V semiconductor nanowire (NW) field-effect transistors (FETs) are strong candidates for future low-power digital/RF IC. Bottom-up grown NWs via the vapor-liquid-solid (VLS) mechanism are of particular interest for NW-FET application because the as-grown 3D NW structures require no lithography or chemical etching to define. However, fabricating bottom-up NW-FETs and circuits in wafer-scale is still in question. The main challenges include: controllability of NW position, uniformity of NW electrical property, and compatibility with planar processing. In this thesis research, a bottom-up planar-NW high electron mobility transistor (HEMT) technology was developed to overcome the above challenges. Uniform and scalable electrical properties were demonstrated by prototype planar NW HEMTs with multiple 250 nm diameter planar NWs in the channels. Through growth optimization and using a two-temperature-step growth method, defect-free planar GaAs NWs with width as small as 35 nm and tapering factor of better than 1:1000 were achieved. With the down-scaled planar GaAs NWs serving as the channel, a monolithic grown barrier-all-around planar NW HEMT was made with peak G_(m-ext)= 550 µS/µm and I_(d-max)= 435 µA/µm, surpassing its thin-film counterparts. Growth effort with top-down patterned metal catalysts enabled the realization of precisely positioned planar NW arrays in wafer-scale. Having the NW arrays as the channels, planar NW array-based HEMTs were for the first time demonstrated with excellent DC/RF performances: I_on/I_off ~104, SS ~102 mV/dec, DIBL ~151 mV/V and f_T/f_max ~33/75 GHz. To our knowledge, the DC/RF performances achieved here are the best among the nanoscale devices with VLS NWs, carbon nanotubes, or 2D sheets aligned in-plane with the substrate.
- Graduation Semester
- 2014-05
- Permalink
- http://hdl.handle.net/2142/49852
- Copyright and License Information
- Copyright 2014 Xin Miao
Owning Collections
Graduate Dissertations and Theses at Illinois PRIMARY
Graduate Theses and Dissertations at IllinoisDissertations and Theses - Electrical and Computer Engineering
Dissertations and Theses in Electrical and Computer EngineeringManage Files
Loading…
Edit Collection Membership
Loading…
Edit Metadata
Loading…
Edit Properties
Loading…
Embargoes
Loading…