Withdraw
Loading…
III-V compound semiconductor selective area epitaxy on silicon substrates
Lu, Yun
Loading…
Permalink
https://hdl.handle.net/2142/49642
Description
- Title
- III-V compound semiconductor selective area epitaxy on silicon substrates
- Author(s)
- Lu, Yun
- Issue Date
- 2014-05-30T16:53:45Z
- Director of Research (if dissertation) or Advisor (if thesis)
- Coleman, James J.
- Department of Study
- Electrical & Computer Eng
- Discipline
- Electrical & Computer Engr
- Degree Granting Institution
- University of Illinois at Urbana-Champaign
- Degree Name
- M.S.
- Degree Level
- Thesis
- Keyword(s)
- selective area epitaxy
- III-V material
- silicon substrate
- monolithic device
- Metal organic chemical vapor deposition (MOCVD)
- Molecular beam epitaxy (MBE)
- Abstract
- In electronics, the integration of III-V compound semiconductor materials and silicon is a way to solve the silicon feature size limit and power consumption problems given the high electron mobility that the III-V semiconductors have. Higher electron transport properties than silicon enable the electronic devices made of III-V materials to perform at higher switching speed. The integration of III-V semiconductor devices on silicon is the most approachable way that utilizes both the mature manufacturing technology of silicon CMOS circuits and the good electronic properties of III-V material. In optoelectronics, silicon is not a good material to make light sources because of its indirect bandgap. The potential high bandwidth and high speed data transmission in VLSI optical interconnects drive the need for optical device integration in silicon circuits. Monolithic III-V on silicon substrate optoelectronic devices are a promising direction to achieve optical data transmission on chip. Selective area epitaxy is an MOCVD/MBE growth method that deposits high quality epitaxial materials on selected substrate surface areas. The selectivity is achieved by using SiO2 or Si3N4 as a growth mask, so that epitaxial growth only happens on exposed substrate surface. The dislocation density reduction and bottom-up fabrication advantages of selective area epitaxy make it a widely used approach in III-V on silicon integration. This thesis introduces the motivation, growth methods, issues, and applications of III-V semiconductor selective area epitaxy on silicon substrate.
- Graduation Semester
- 2014-05
- Permalink
- http://hdl.handle.net/2142/49642
- Copyright and License Information
- Copyright 2014 Yun Lu
Owning Collections
Graduate Dissertations and Theses at Illinois PRIMARY
Graduate Theses and Dissertations at IllinoisDissertations and Theses - Electrical and Computer Engineering
Dissertations and Theses in Electrical and Computer EngineeringManage Files
Loading…
Edit Collection Membership
Loading…
Edit Metadata
Loading…
Edit Properties
Loading…
Embargoes
Loading…