This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/47005
Description
Title
Noise-Tolerant Circuit Design
Author(s)
Ong, Xin Cai
Contributor(s)
Shanbhag, Naresh
Issue Date
2010-05
Keyword(s)
circuits
circuit design
noise-tolerant circuit design
Abstract
Aggressive downscaling of devices into the deep submicron region has inevitably led to smaller supply voltages in devices. As a direct impact of supply voltage scaling, the threshold voltage of devices decreases, magnifying the impact of noise in these circuits. Researchers have hence come up with various noise-tolerant circuit designs in an attempt to increase noise immunity. This however increases power dissipation in circuits, causing it to be a rising concern as devices shrink. In this paper, five noise-tolerant circuit techniques — namely, twin transistor, mirror, noise-tolerant precharge, keeper, and isolated noise-tolerant dynamic circuit — are analyzed using simulation tools such as HSPICE. Implementing each technique for a two-input AND gate, the corresponding noise immunity curve and average noise threshold energy are obtained and compared.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
