A simulation and redesign system for circuit hot-carrier reliability
Li, Ping-Chung
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/23705
Description
Title
A simulation and redesign system for circuit hot-carrier reliability
Author(s)
Li, Ping-Chung
Issue Date
1994
Doctoral Committee Chair(s)
Hajj, Ibrahim N.
Department of Study
Engineering, Electronics and Electrical
Discipline
Engineering, Electronics and Electrical
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Language
eng
Abstract
In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance.
Existing techniques use deterministic circuit or timing simulation to estimate HCE and try to predict the age of the design by incorporating device degradation over time. As a result, all HCE simulators are too slow (especially if linked to SPICE-type circuit simulators) for large circuits, and even when fast simulation techniques are used, a user-specified deterministic input waveform is needed. Hence the results can only represent a small sample of operating conditions. In this thesis we propose a probabilistic timing approach. The advantage of probabilistic simulation is that we can explore the cumulative effects of all possible input waveform combinations in one run.
After the simulation phase is completed, the impact of HCE on circuit performance, namely, the increase of delay in digital circuits, is estimated. In this work, we adapt a damaged-transistor model, along with a BDD (Binary Decision Diagram) based critical path identification algorithm, to calculate the delay increase due to HCE. If the performance degradation exceeds a user-specified tolerance limit, several alternative circuit redesign structures can be chosen by the user from a suggested menu. Based on this choice, the system will redesign the critical parts of the circuit to improve circuit performance. Two useful delay optimization methods, transistor reordering and gate sizing, are included in this redesign system.
In this thesis, we present the application of probabilistic simulation to oxide reliability as well. The simulation results demonstrate that our approach can accurately and efficiently predict hot-carrier degradation and oxide stress; the information can be used to improve circuit reliability prior to fabrication.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
