Automatic layout synthesis for high-performance full custom VLSI chips
Kim, Jaewon
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/22950
Description
Title
Automatic layout synthesis for high-performance full custom VLSI chips
Author(s)
Kim, Jaewon
Issue Date
1995
Doctoral Committee Chair(s)
Kang, Sung Mo
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
As the technology advances, millions of transistors can be integrated on a small chip area. With the trend, the physical layout synthesis by human designers becomes costly and error prone due to the various design constraints. Therefore, the demands for intelligent tools have been increasing to create physical layouts for custom logic design. We developed an automatic layout synthesis system for high-performance full custom circuits. In this thesis, we introduce our synthesis system in conjunction with related problems and solutions. Most of the problems in physical layout synthesis, namely, leaf cell construction, partitioning, placement, global routing, detailed routing and transistor/gate sizing, are addressed in our synthesis system. All necessary leaf cells are individually synthesized with customized transistor sizes before placement and tuned after detailed routing. We developed various techniques for the leaf cells synthesis to match layout experts, such as transistor folding, transistor ordering, contact placement and transistor sizing. In partitioning and placement, we concentrated our effort on data path circuits, which is one of the currently popular topics. For detailed routing, a triple-metal-layer over-the-cell router has been developed for a popular platform. Our synthesis system iteratively improves the layout until given requirements are satisfied. We tested our system with various benchmark circuits to measure the performance. Also, a whole chip layout, including bonding pads for DSP circuits, has been synthesized with a hierarchical design scheme.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
