This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/22927
Description
Title
Knowledge-based testing of VLSI circuits
Author(s)
Brahme, Dhananjay S.
Issue Date
1990
Doctoral Committee Chair(s)
Abraham, Jacob A.
Department of Study
Electrical and Computer Engineering
Discipline
Electrical and Computer Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Artificial Intelligence
Computer Science
Language
eng
Abstract
This thesis addresses the problem of testing complex VLSI circuits. Traditional test generation used either low level gate descriptions or low level heuristics such as controllability and observability. In this thesis we have introduced a knowledge based approach to testing, which is based on (i) a hierarchical structural description of the circuit, (ii) a high level behavioral description, and (iii) high-level reasoning. The high-level behavior is specified by a (a) forward function, (b) reverse mfunction, (c) propapage-error functions and (d) the test mfunction for the device. It is shown that this additional knowledge results in significant speedup of the test generation process. We have also developed a new procedure for testing VLSI circuits which have both data and control components. We use the knowledge of data and control paths to propagate and backtrace differently for data and control paths. This results in a substantial speedup of the test generation process for complex VLSI circuits. Finally we have introduced a concept of Class B sequential circuits and developed a technique for testing these circuits, which during the propagate phase of testing a fault marks other tests which are covered by the current test. This drastically reduces the number of tests generated and the time taken for testing Class B sequential circuits.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
