This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/22891
Description
Title
Task scheduling in high-level synthesis
Author(s)
Park, Chaeryung
Issue Date
1996
Doctoral Committee Chair(s)
Liu, C.L.
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Language
eng
Abstract
High-level synthesis becomes increasingly important in the area of VLSI CAD. This thesis addresses scheduling and allocation in high-level synthesis. Specifically, we study the problem of register allocation in the presence of conditional blocks, such as if and case blocks and loops in the data flow graph. A conditional block in a data flow graph introduces the opportunity of conditional resource sharing among the values of variables in the mutually exclusive conditional branches of the conditional block. We also consider the problem of scheduling, allocation and memory module partition to reduce power consumption. We offer an integrated high-level synthesis sytem SAMP to the solution of the scheduling, allocation (memory units and functional units), functional module selection and partitioning for low power design. SAMP exploits two possibilities of reducing total power consumption. First, it provides a general library in which there are functional modules that perform the same computation but have different speeds and power consumption. Often, low power functional modules are slower while high power functional modules are faster. Second it allows dynamic localized shutdown of functional modules by clock gating to reduce power consumption. Since CMOS circuits consume only a negligible amount of power when they are not switching, inhibiting unnecessary circuit switching activities in functional modules and clock signals will lead to a reduction of power consumption.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
