Enhancing testability of VLSI circuits using partial reset techniques
Mathew, Ben
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/20241
Description
Title
Enhancing testability of VLSI circuits using partial reset techniques
Author(s)
Mathew, Ben
Issue Date
1994
Doctoral Committee Chair(s)
Saab, Daniel G.
Department of Study
Electrical and Computer Engineering
Discipline
Engineering, Electronics and Electrical
Electrical and Computer Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Computer Science
Language
eng
Abstract
To reduce total chip production costs, circuits must be more testable. Several design for testability (DFT) schemes which trade off various design parameters have been proposed towards that end. The primary focus of this research is a technique called partial reset (PR). Rather than allowing all memory elements in a sequential circuit to be reset by a primary input, only a subset of them is given the capability to reset. Partial reset can assist in initializing the circuit and in providing additional controllability to the circuit. Partial reset has less hardware overhead and typically smaller test application times than scan design. Partial reset, furthermore, allows unrestricted at-speed testing. The tradeoff is in slightly lower testability. Methods of selecting the flip-flops to be reset and the associated reset values are presented. A scheme utilizing multiple reset lines is shown to raise the controllability in the circuit. A dynamic flip-flop selection method is described utilizing a fast sequential test generator. The automated system developed in this research works closely with the test generator to insert PR, observability enhancements and partial scan into a given circuit. The result is higher fault coverage than is possible with PR alone and faster test application times than scan design.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
