This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/19430
Description
Title
Diagnostic test set evaluation and enhancement
Author(s)
Hartanto, Ismed D.S.
Issue Date
1996
Doctoral Committee Chair(s)
Fuchs, W. Kent
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Computer Science
Language
eng
Abstract
Diagnosis is an important but difficult problem in the design and manufacturing of VLSI circuits. This thesis contributes to two important diagnosis topics, namely diagnostic fault simulation and diagnostic test pattern generation. First, a diagnostic fault simulator for stuck-at faults in sequential circuits that is both time and space efficient is described. The simulator represents indistinguishable classes of faults as memory efficient lists. Second, diagnostically equivalent fault pairs in combinational circuits are identified using test generation and structural knowledge. A connection between redundant faults and a specific class of diagnostically equivalent fault pairs is established. A method to modify a conventional test generator for diagnostic test generation is also presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Finally, a technique to reduce the computation effort for diagnostic test pattern generation in sequential circuits is presented. The technique identifies some states that are impossible to justify in three-valued logic. This is achieved by performing test generation on certain transformed circuits to identify state elements that cannot be set to a particular value in three-valued logic.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
