Portable relaxation-based circuit simulation on MIMD machines
Wen, Yen-Cheng
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/19146
Description
Title
Portable relaxation-based circuit simulation on MIMD machines
Author(s)
Wen, Yen-Cheng
Issue Date
1994
Doctoral Committee Chair(s)
Saleh, Resve A.
Gallivan, Kyle A.
Department of Study
Electrical and Computer Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Language
eng
Abstract
Parallel CAD programs have been extensively reported in the literature. Unfortunately, they are not widely used in industry. One reason for this lack of use is that they are usually developed for a specific machine and are not easily ported to other parallel machines. While code portability is straightforward, the issue of performance portability is a rather difficult one to resolve. This dissertation attempts to bridge the gap between code portability and performance portability for a numerically intensive application program, specifically circuit simulation. Waveform relaxation is an effective algorithm to simulate large digital circuits designed today and is used as the main simulation algorithm. The parallel processing issues under investigation include circuit partitioning, task granularity modification, scheduling and allocation. The difficulty of addressing these issues by using generic parallel processing techniques is that circuit simulation problems tend to have highly irregular computational structures. The use of high-level waveforms generated from logic or timing simulators is introduced as a way of improving both speed and performance portability. Speedups of three to ten have been achieved using a combination of high-level information and event-driven waveform relaxation on eight processors as compared to the sequential program. Based on the knowledge acquired during the course of this research, an advanced framework for portable parallel circuit simulation is proposed. By taking the machine characteristics and the input stimuli into consideration, this research serves as a major step forward in performance portability.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
