TRAPEDS address tracing and its application to multicomputer cache performance analysis
Stunkel, Craig Brian
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/19059
Description
Title
TRAPEDS address tracing and its application to multicomputer cache performance analysis
Author(s)
Stunkel, Craig Brian
Issue Date
1990
Doctoral Committee Chair(s)
Fuchs, W. Kent
Department of Study
Electrical and Computer Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Computer Science
Language
eng
Abstract
Trace-driven simulation is an important aid in performance analysis of computer systems. Capturing address traces to use in these simulations, however, is a difficult problem, particularly for parallel processor architectures. Even when trace capture methods are applicable to parallel processors, the amount of collected data typically grows with the number of processors, thus increasing I/O and tracer storage costs. This thesis presents a new technique called TRAPEDS which modifies executable code (at the assembly language level) to dynamically collect the address trace from both the user code and the operating system and analyzes this trace during the execution of the program. This method helps resolve the I/O and storage limitations and facilitates concurrent analysis of the address trace. Implementation of TRAPEDS on the Intel iPSC/2 hypercube multicomputer is described. A method for minimizing the effect of tracing on the processor interaction ion the iPSC/2 is also introduced.
This thesis presents cache simulation results generated from address traces collected for applications running on the iPSC/2. The emphasis of the cache performance study is understanding the effect of changing the number of processing nodes that are cooperating to execute a given application. The effects on multicomputer cache performance of several application characteristics, such as data partitioning, data access patterns, communication patterns, and communication frequency, are illustrated.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
