Full chip modeling for predictive simulation of charged device model electrostatic discharge events

Shukla, Vrashank G.

Permalink

https://hdl.handle.net/2142/16496 Copy

Description

Title

Full chip modeling for predictive simulation of charged device model electrostatic discharge events

Author(s)

Shukla, Vrashank G.

Issue Date

2010-06-22T19:46:40Z

Director of Research (if dissertation) or Advisor (if thesis)

Rosenbaum, Elyse

Department of Study

Electrical & Computer Eng

Discipline

Electrical & Computer Engr

Degree Granting Institution

University of Illinois at Urbana-Champaign

Degree Name

M.S.

Degree Level

Thesis

Date of Ingest

2010-06-22T19:46:40Z

Keyword(s)

• Internal I/O
• Electrostatic discharge (ESD)
• Charged device model (CDM)
• Transient Simulation
• Anti-parallel diodes

Abstract

With downscaling of device dimensions in integrated circuits (ICs), the risk of circuit failure due to electrostatic discharge (ESD) is increasing. In particular, the increased usage of automated handlers is causing charged device model (CDM) ESD induced failures to become more prominent. Gate oxide failure is the primary signature of CDM ESD. During CDM, the IC is the source as well as the path for the static charge. Therefore, it is important to include the circuit elements representing the package, ESD circuits and the silicon substrate of the packaged ICs. Power domain crossing circuits, also known as internal I/Os, are susceptible to gate oxide damage during CDM events. In this thesis, circuit-level simulations of internal I/O circuits are used to elucidate the roles of the package, power clamp placement, anti-parallel diode placement and decoupling capacitors in determining the amount of stress at the internal I/O circuits. This thesis will also provide design recommendations for preventing CDM failures in the internal I/O circuits.

Graduation Semester

2010-5

Permalink

http://hdl.handle.net/2142/16496

Copyright and License Information

Copyright 2010 Vrashank G. Shukla

Owning Collections