Power and signal delivery networks for heterogeneously integrated chiplets
Krishna, Ram
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/124532
Description
Title
Power and signal delivery networks for heterogeneously integrated chiplets
Author(s)
Krishna, Ram
Issue Date
2024-04-21
Director of Research (if dissertation) or Advisor (if thesis)
Rosenbaum, Elyse
Department of Study
Electrical & Computer Eng
Discipline
Electrical & Computer Engr
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
M.S.
Degree Level
Thesis
Keyword(s)
chiplet
PDN
BoW
Abstract
It is increasingly challenging to satisfy the requirements placed on the power delivery network for a multilevel hierarchical system, due to aggressive voltage scaling and stringent limits on the chip-level voltage droop. This thesis presents a methodology to obtain the minimum number of decoupling capacitors for a 4-level hierarchical system to meet the on-chip voltage droop constraints and to optimize the location of those decoupling capacitors to meet a user-specified target impedance. The number and location optimizations are performed using nature-based and Bayesian optimization algorithms along with the quantitative comparison of results. This thesis also advances the current understanding and performance assessment of chiplet interfaces by providing a framework for modeling and simulation of signal and power integrity of Bunch-of-Wires (BoW) based die-to-die interconnects with advanced packaging technology. The study covers data rates up to 16 Gbps and includes a circuit-level implementation of the BoW slice consisting of a driver on one chiplet and a receiver on another chiplet. The width, spacing, and length of the high-density transmission lines are treated as variables in this work, and BoW data line configurations with extremely low power dissipation, less than 0.2 pJ/bit at 8 and 16 Gbps, are identified.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
