University of Illinois Urbana-Champaign

Extended HLS with high-level descriptive language for configurable algorithm-level spatial structure design

Wang, Chengyue

This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.

Permalink

https://hdl.handle.net/2142/110291

Description

Title
Extended HLS with high-level descriptive language for configurable algorithm-level spatial structure design
Author(s)
Wang, Chengyue
Contributor(s)
Chen, Deming
Issue Date
2021-05
Keyword(s)
  • High-level synthesis
  • FPGA
  • language
  • parallelism
Abstract
High-level synthesis (HLS) tools have greatly improved the development efficiency of FPGA accelerators in many application areas. With the HLS tools, FPGA designers can focus more on algorithm specifications using software languages such as C/C++, OpenCL, and Python. However, due to the fact that CPU-oriented software languages are designed to describe sequential execution, the repurposing of these languages yields insufficient support for describing parallel data execution and flexible spatial structures on FPGA architecture. To strengthen HLS’s ability to describe configurable algorithm-level spatial structures, we propose fusing hardware-friendly design patterns, namely high-level descriptive language, into imperative programming model on Python. By learning advantages from hardware description language (HDL) and utilizing the HLS scheduling engine to extract instruction-level parallelism, our newly proposed model can help designers finely and flexibly describe the parallelism at the loop level and the kernel level, as well as spatial structures of storage elements.
Type of Resource
text
Language
en
Permalink
http://hdl.handle.net/2142/110291

Owning Collections

Senior Theses - Electrical and Computer Engineering PRIMARY
The best of ECE undergraduate research