Digital-to-analog converter for on-chip oscilloscope
Yuan, Yue
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/104051
Description
Title
Digital-to-analog converter for on-chip oscilloscope
Author(s)
Yuan, Yue
Contributor(s)
Hanumolu, Pavan Kumar
Issue Date
2019-05
Keyword(s)
on-chip oscilloscope
digital-to-analog converter
Abstract
A register-transistor level simulation of on-chip oscilloscope (OCO) with equivalent-time sampling method is implemented with Verilog-AMS. The main purpose is to measure the jitter noise for clock signal. The advantage of this design is that the sampling frequency can be the same as the periodic input waveform, which increases the range of measurable frequency. A transistor-level design of monotonic digital-to-analog converter for the OCO with R-2R ladder structure is implemented in
180-nm CMOS technology.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
