Implementation of a Fast Fourier Transform (FFT) Processor via a Synthesis-based Design Methodology

Chau, Benson

Permalink

https://hdl.handle.net/2142/103942 Copy

Description

Title

Implementation of a Fast Fourier Transform (FFT) Processor via a Synthesis-based Design Methodology

Author(s)

Chau, Benson

Issue Date

1999-06

Keyword(s)

• VLSI
• Synthesis
• Algorithm
• Architectural
• FFT
• Tutorial

Publisher

Coordinated Science Laboratory, University of Illinois at Urbana-Champaign

Series/Report Name or Number

Coordinated Science Laboratory Report no. UILU-ENG-99-2211, DAC-73

Type of Resource

text

Language

en

Permalink

http://hdl.handle.net/2142/103942

Sponsor(s)/Grant Number(s)

National Science Foundation / NSF MIP 97-07742, NSF MIP 97-10235

Owning Collections