University of Illinois Urbana-Champaign

A Theory for Algorithm-based Fault Tolerance in Array Processor Systems

Banerjee, Prithviraj

This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.

Permalink

https://hdl.handle.net/2142/88588

Description

Title
A Theory for Algorithm-based Fault Tolerance in Array Processor Systems
Author(s)
Banerjee, Prithviraj
Issue Date
1984-12
Keyword(s)
  • Fault tolerance
  • Fault detection
  • Fault location
  • Array processors
  • Errors
  • Checks
  • Assertions
  • Bounds
  • Probabilistic model
  • Coding
Publisher
Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report Name or Number
Coordinated Science Laboratory Report no. CSG-39
Type of Resource
text
Language
en
Permalink
http://hdl.handle.net/2142/88588
Sponsor(s)/Grant Number(s)
Naval Electronics Sys. Comm. / N00039-80-C-0556

Owning Collections

Report - Coordinated Science Laboratory PRIMARY