Register Transfer Level Design-for-Testability Methodology for a Frozen Clock Testing Strategy
Slutter, Andrew Bryan
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/75467
Description
Title
Register Transfer Level Design-for-Testability Methodology for a Frozen Clock Testing Strategy
Author(s)
Slutter, Andrew Bryan
Issue Date
2001-08
Keyword(s)
Design for testability
Frozen clock testing strategy
Register transfer level
Sequential circuit testing
Publisher
Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.