University of Illinois Urbana-Champaign

The Design and Simulation of a Fault-Tolerant Interconnection Network for Multiprocessor Systems

Dugar, Abhijeet

This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.

Permalink

https://hdl.handle.net/2142/75313

Description

Title
The Design and Simulation of a Fault-Tolerant Interconnection Network for Multiprocessor Systems
Author(s)
Dugar, Abhijeet
Issue Date
1986-08
Keyword(s)
  • Design
  • Simulation
  • Fault tolerance
  • Interconnection networks
  • Multiprocessor systems
  • NYU Ultracomputer
  • Shuffle network
  • Omega network
Publisher
Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report Name or Number
Coordinated Science Laboratory Report no. UILU-ENG-86-2227, CSG-52
Type of Resource
text
Language
English
Permalink
http://hdl.handle.net/2142/75313
Sponsor(s)/Grant Number(s)
Semiconductor Research Corporation / SRC RSCH 84-06-049-4

Owning Collections

Report - Coordinated Science Laboratory PRIMARY