Evaluating Code Coverage of Assertions by Static Analysis of RTL

Athavale, Viraj; Hertz, Samuel; Vasudevan, Shobha

Permalink

https://hdl.handle.net/2142/74623 Copy

Description

Title

Evaluating Code Coverage of Assertions by Static Analysis of RTL

Author(s)

• Athavale, Viraj
• Hertz, Samuel
• Vasudevan, Shobha

Issue Date

2011-10

Keyword(s)

• Code coverage
• Assertion
• Coverage
• Verification
• Formal verification
• Static analysis

Abstract

Assertions are critical in pre-silicon hardware verification to ensure expected design behavior. While Register Transfer Level (RTL) code coverage can provide a metric for assertion quality, few methods to report it currently exist. We introduce two practical and effective code coverage metrics for assertions - one inspired by test suite code coverage as reported by RTL simulators and the other by assertion correctness in the context of formal verification. We present an algorithm to compute coverage with respect to assertion correctness, by analyzing the Control Flow Graph (CFG) constructed from the RTL source code. Our technique reports coverage in terms of lines of RTL source code which is easier to interpret and can help in efficiently enhancing an assertion suite. We apply our technique to an open source USB 2.0 design and show that our coverage evaluation is efficient and scalable.

Publisher

Coordinated Science Laboratory, University of Illinois at Urbana-Champaign

Series/Report Name or Number

Coordinated Science Laboratory Report no. UILU-ENG-11-2209, CRHC-11-07

Type of Resource

text

Language

English

Permalink

http://hdl.handle.net/2142/74623

Sponsor(s)/Grant Number(s)

Qualcomm Inc. / C5505 Qualcomm 900038673

Owning Collections